

#### **General Description**

The MAX9223/MAX9224 serializer/deserializer chipsets reduce wiring by serializing 22 bits onto a single differential pair. 22 bits are serialized in each cycle of the parallel input clock resulting in a 110Mbps to 220Mbps net serial-data rate ideal for cell phone QVGA and QCIF displays. The MAX9223 serializes the 18-bit RGB, VSYNC, HSYNC, and two control signals from the baseband processor to reduce wiring through the hinge to the LCD controller. The 2-wire serial interface uses low-current differential signaling (LCDS) for low EMI, high commonmode noise immunity, and ground-shift tolerance. The MAX9223/MAX9224 automatically identify the word boundary in serial data in case of signal interruption. The MAX9224 power-down is controlled by the MAX9223. The MAX9223 and MAX9224 consume 3.5µA or less in power-down mode.

The MAX9223 serializer operates from a single +2.375V to +3.465V supply and accepts +1.71V to +3.465V inputs. The MAX9224 deserializer operates from a +2.375V to +3.465V core supply and has a separate output buffer supply (VDDO), allowing +1.71V to +3.465V output high levels.

The MAX9223/MAX9224 are specified over the -40°C to +85°C extended temperature range and are available in 28-pin TQFN (4mm x 4mm x 0.8mm) packages with an exposed paddle.

#### **Applications**

Cell Phones **LCDs** 

Digital Cameras

#### Features

- ♦ Ideal for Serializing Cell Phone LCD or Imager **Parallel Interface**
- ♦ MAX9223 Serializes 18-Bit RGB, VSYNC, HSYNC, and Two Control Signals
- **♦ LCDS Rejects Common-Mode Noise**
- ♦ Automatic Location of Word Boundary After Signal Interruption
- Power-Down Control Through the Serial Link
- **♦ Power-Down Supply Current** 0.5µA (max)—MAX9223 3.0µA (max)—MAX9224
- ♦ +2.375V to +3.465V Core Supply Voltage
- ♦ Parallel I/O Interfaces Directly to 1.8V to 3.3V Logic
- ♦ ±15kV Human Body Model ESD Protection
- ♦ -40°C to +85°C Operating Temperature Range


#### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX9223ETI	-40°C to +85°C	28 TQFN-EP*	T2844-1
MAX9223ETI+	-40°C to +85°C	28 TQFN-EP*	T2844-1
MAX9224ETI	-40°C to +85°C	28 TQFN-EP*	T2844-1
MAX9224ETI+	-40°C to +85°C	28 TQFN-EP*	T2844-1

<sup>+</sup>Denotes lead-free package.

Pin Configurations appear at end of data sheet.

#### **Typical Application Circuit**



Maxim Integrated Products 1

<sup>\*</sup>EP = Exposed paddle.

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.5V to +4.0V V <sub>DDO</sub> to GND0.5V to +4.0V
Serial Interface (SDO+, SDO-, SDI+, SDI-) to GND0.5V to +4.0V
Single-Ended Inputs (DIN_, PCLKIN,
PWRDN) to GND0.5V to (V <sub>DD</sub> + 0.5V) Single-Ended Outputs (DOUT ,
PCLKOUT) to GND0.5V to (V <sub>DDO</sub> + 0.5V)
Continuous Power Dissipation ( $T_A = +70^{\circ}$ C) 28-Pin TQFN (4mm x 4mm x 0.8mm)
Multilayer PC Board (derate 28.6mW/°C
above +70°C)2286mW

Single-Layer PC Board (derate 20.8mW/°C	
above +70°C)	1667mW
Storage Temperature Range	65°C to +150°C
Junction Temperature	
Lead Temperature (soldering, 10s)	+300°C
ESD Protection (Human Body Model)	
SDO+, SDO-, SDI+, SDI- to GND	> ±15kV
All Other Pins	> ±2kV

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS—MAX9223

 $(V_{DD} = +2.375V \text{ to } +3.465V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = +2.5V, T_A = +25^{\circ}\text{C}.)$  (Notes 1, 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (PCLKIN,	DIN_, PWRI	DN)					
High-Level Input Voltage	VIH			1.19		V <sub>DD</sub> + 0.3	V
Low-Level Input Voltage	VIL			-0.3		+0.3	V
		$V_{IN} = 0V \text{ to } V_{DD}$		-20		+20	
Input Current	I <sub>IN</sub>	$-0.3V \le V_{IN} < 0V$		-100		+100	μΑ
		$V_{DD} < V_{IN} \le (V_{DD} +$	0.3V)	-100		+100	
LCDS OUTPUT (SDO+, SDO-)							
Differential Output Current (Note 2)	Iodh	High level		600	643	880	
Differential Output Current (Note 3)	lodl	Low level		200	229	300	μΑ
Output Short-Circuit Current	los	Shorted to 0V or VD	D			880	μΑ
POWER SUPPLY							
0 10 1		V <sub>DD</sub> = 2.5V,	PCLKIN = 5MHz (110Mbps)		4.4	8.2	٨
Supply Current	lDD	DIN_ = all low or all high	PCLKIN = 10MHz (220Mbps)		5.6	8.2	mA
Want Oars Datham Gunalis O		V <sub>DD</sub> = 2.5V,	PCLKIN = 5MHz (110Mbps)		4.1	10.6	A
Worst-Case Pattern Supply Current	IDDW	Figure 1	PCLKIN = 10MHz (220Mbps)		5.4	10.6	mA
Power-Down Supply Current	I <sub>DDZ</sub>	All inputs = low				0.5	μΑ

#### DC ELECTRICAL CHARACTERISTICS—MAX9224

 $(V_{DD} = +2.375V \text{ to } +3.465V, V_{DDO} = +1.71V \text{ to } +3.465V, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = V_{DDO} = +2.5V, T_{A} = +25^{\circ}\text{C}.)$  (Notes 1, 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED OUTPUTS (PCLK)	OUT, DOUT_	_)					
High-Level Output Voltage	VoH	$V_{DDO} = +2.375V \text{ to } +$	3.465V, I <sub>OH</sub> = -1mA	0.8 x V <sub>DI</sub>	00		V
Low-Level Output Voltage	VoL	$V_{DDO} = +2.375V \text{ to } +$	3.465V, I <sub>OL</sub> = 1mA			0.2	V
			V <sub>DDO</sub> = 2.375V	-2			
Output Short-Circuit Current	los	Output shorted to ground	$V_{DDO} = 3.135V$	-9			mA
		to ground	V <sub>DDO</sub> = 3.465V	-20			1
LCDS INPUT (SDI+, SDI-)							
Differential Input-Current Threshold	I <sub>ID</sub>				400		μΑ
Common-Mode Input Current	liC			-300	±500	+300	μΑ
		$I_{IC} = 0\mu A$ at $V_{DD} = 3$ .	3V ±5%	69	90	109	
		$I_{IC} = 0\mu A$ at $V_{DD} = 2$ .	8V ±5%	82	108	132	1
Differential Input Impedance	Z <sub>ID</sub>	$I_{IC} = 0\mu A$ at $V_{DD} = 2$ .	5V ±5%	95	125	153	Ω
		I <sub>IC</sub> = ±300µA at V <sub>DD</sub>	= 3.3V ±5%	67	91	112	
		$I_{IC} = \pm 300 \mu A$ at $V_{DD}$	= 2.8V ±5%	86	108	136	
Common-Mode Input Impedance	Z <sub>IC</sub>	I <sub>IC</sub> = ±300μA		90	167	375	Ω
Input Capacitance	CIN	SDI+ or SDI- to groun	nd		2		рF
POWER SUPPLY							
		$V_{DD} = V_{DDO} = 2.5V$	PCLKOUT = 5MHz (110Mbps)		9	12	
Supply Current (Note 4)	Ітот	DOUT_ = all high or all low	PCLKOUT = 10MHz (220Mbps)		9	12	mA
Worst-Case Pattern		C <sub>L</sub> = 5pF, V <sub>DD</sub> =	PCLKOUT = 5MHz (110Mbps)		10	12	
Supply Current (Note 4)	ITOTW	V <sub>DDO</sub> = 2.5V, Figure 2	PCLKOUT = 10MHz (220Mbps)		10	12	mA .
Power-Down Supply Current (Note 4)	I <sub>TOTZ</sub>				0.08	3	μΑ
Supply Difference	V <sub>SD</sub>	MAX9223 V <sub>DD</sub> to MAX	X9224 V <sub>DD</sub>	-5		+5	%
GROUND POTENTIAL							
Ground Difference	V <sub>GD</sub>	MAX9223 to MAX922	4 ground difference	-0.2		+0.2	V

#### AC ELECTRICAL CHARACTERISTICS—MAX9223

 $(V_{DD} = +2.375V \text{ to } +3.465V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = +2.5V, T_A = +25^{\circ}\text{C}.)$  (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PCLKIN INPUT REQUIREMENTS (F	igure 3)					
Input Rise Time	t <sub>R</sub>				2	ns
Input Fall Time	tF				2	ns
PCLKIN Period	tp		100		200	ns
High-Level Pulse Width	tpwH		0.3 x t <sub>P</sub>		0.7 x t <sub>P</sub>	ns
Low-Level Pulse Width	t <sub>PWL</sub>		0.3 x t <sub>P</sub>		0.7 x t <sub>P</sub>	ns
Setup Time	ts		3			ns
Hold Time	tн		1			ns


#### AC ELECTRICAL CHARACTERISTICS—MAX9224

 $(V_{DD} = V_{DDO} = +2.375V \text{ to } +3.465V, C_L = 5pF, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{DD} = V_{DDO} = +2.5V, T_A = +25^{\circ}C.)$  (Notes 3, 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PCLKOUT Period	tp	Figure 4	100		200	ns
High-Level Pulse Width	tpwH	Figure 4	0.4 x tp		0.6 x t <sub>P</sub>	ns
Low-Level Pulse Width	t <sub>PWL</sub>	Figure 4	0.4 x t <sub>P</sub>		0.6 x t <sub>P</sub>	ns
Data Valid Before PCLKOUT	tvB	Figure 4	5			ns
Data Valid After PCLKOUT	tvA	Figure 4	5			ns
SERIALIZER AND DESERIALIZER	LINK					
Davis Ha Tires	t <sub>PU1</sub>	From $V_{DD} = V_{DDO} = 2.375V$ when supplies are ramping up			6144 x t <sub>P</sub>	
Power-Up Time	t <sub>PU2</sub>	From PWRDN low to high			4096 x t <sub>P</sub>	ns
Power-Down Time	tpwrdn	From PWRDN high to low		2.8	10	μs

- Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground.
- Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at T<sub>A</sub> = +85°C.
- Note 3: Parameters are guaranteed by design and characterization, and are not production tested. Limits are set at ±6 sigma.
- Note 4:  $I_{TOT} = I_{DD} + I_{DDO}$ .
- Note 5: CL includes probe and test jig capacitance.

#### Test Circuits/Timing Diagrams






Figure 1. Serializer Worst-Case Switching Pattern

Figure 2. Deserializer Worst-Case Switching Pattern




Figure 3. Serializer Input Timing





Figure 4. Deserializer Output Timing


#### **Typical Operating Characteristics**

 $(V_{DD} = V_{DDO} = +2.8V, logic input levels = 0 to +2.8V, logic output load C_L = 5pF, T_A = +25°C, unless otherwise noted.)$ 



#### **Typical Operating Characteristics (continued)**

 $(V_{DD} = V_{DDO} = +2.8V, logic input levels = 0 to +2.8V, logic output load C_L = 5pF, T_A = +25^{\circ}C, unless otherwise noted.)$ 



#### Pin Description (MAX9223)

PIN	NAME	FUNCTION
1–12, 14, 15, 21–28	DIN13-DIN2, DIN1, DIN0, DIN21-DIN14	Single-Ended Parallel Data Inputs. The 22 data bits are loaded into the input latch on the rising edge of PCLKIN. DIN[9:0] are 1.71V to 3.465V tolerant. Internally pulled down to GND.
13	PCLKIN	Parallel Clock Input. The rising edge of PCLKIN (typically the pixel clock) latches the parallel data input. Internally pulled down to GND.
16	PWRDN	Power-Down Input. Pull PWRDN low to place the MAX9223 and MAX9224 in power-down mode.  Drive PWRDN high for normal operation. Internally pulled down to GND.
17	SDO-	Inverting LCDS Serial-Data Output
18	SDO+	Noninverting LCDS Serial-Data Output
19	GND	Ground
20	V <sub>DD</sub>	Core Supply Voltage. Bypass to GND with 0.1µF and 0.01µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
_	EP	Exposed Paddle. Connect EP to ground.


#### Pin Description (MAX9224)

PIN	NAME	FUNCTION
1, 7, 8, 10–28	DOUT21, DOUT0, DOUT1, DOUT2-DOUT20	Single-Ended Parallel Data Outputs. DOUT[21:0] are valid on the rising edge of PCLKOUT.
2	V <sub>DDO</sub>	Output Supply Voltage. Bypass to GND with 0.1µF and 0.01µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
3	GND	Ground
4	SDI+	Noninverting LCDS Serial-Data Input
5	SDI-	Inverting LCDS Serial-Data Input
6	$V_{DD}$	Core Supply Voltage. Bypass to GND with 0.1µF and 0.01µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
9	PCLKOUT	Parallel Clock Output. Parallel output data are valid on the rising edge of PCLKOUT (typically the pixel clock).
_	EP	Exposed Paddle. Connect EP to ground.

#### MAX9223 Functional Diagram

# DIN[21:0] LATCH PARALLEL TO SERIAL PCLKIN TIMING AND CONTROL PWRDN DLL MAX9223

#### MAX9224 Functional Diagram



#### Detailed Description

The MAX9223 serializer operates at a 5MHz to 10MHz parallel clock frequency, serializing 22 bits of parallel input data DIN[21:0] in each cycle of the parallel clock. DIN[21:0] are latched on the rising edge of PCLKIN. The data and internally generated serial clock are combined and transmitted through SDO+/SDO- using multilevel LCDS. The MAX9224 deserializer receives the LCDS signal on SDI+/SDI-. The deserialized data and recovered parallel clock are available at DOUT[21:0]

and PCLKOUT. Output data is valid on the rising edge of PCLKOUT.

The first bit (G) is internally grounded and transmitted first. Bit 0 (DIN[0]) is the first valid data bit. Boundary bits OH are used by the MAX9224 deserializer to identify the word boundary and are the inverse polarity of data bit 21 (DIN[21]). Therefore, at least one level transition is guaranteed in one word. The clock is recovered from the serial input.

#### Serial word format:

$\circ$	$\cap$	1	2	2	1	5	6	7	Ω	Ω	10	11	10	12	1/	15	16	17	10	10	20	21	ОН	$\sqcup \cap \sqcup \sqcup$
u	U		_	0	4	J	U	/	O	9	10	1.1	12	10	14	10	10	17	10	19	20	<u> </u>	OH	
																							1	

#### **LCDS**

The MAX9223/MAX9224 use a proprietary multilevel LCDS interface. Figure 5 provides a representation of the data and clock in the multilevel LCDS interface. This interface offers advantages over other chipsets, such as requiring only one differential pair as the transmission medium, the inherently aligned data and clock, and much smaller current levels than the 4mA typically found in traditional LVDS interfaces.

#### MAX9223/MAX9224 Handshaking

The handshaking function of the MAX9223/MAX9224 provides bidirectional communication between the two devices in case a word boundary error is detected. Prior

to data transmission, the MAX9223 serializer adds boundary bits (OH) to the end of the latched word. These boundary bits are the inverse of the last bit of the latched word. During data transmission, the MAX9224 deserializer continuously monitors the state of the boundary bits of each word. If a word boundary error is detected, the serial link is pulled up to VCC and the MAX9224 powers down. The MAX9223 detects the pullup of the serial link and powers down for 1.0µs. After 1.0µs, the MAX9223 powers up, causing the power-up of the MAX9224. Then the word boundary is reestablished, and data transfer resumes. The handshaking function is disabled when PWRDN is pulled low.




Figure 5. Multilevel LCDS Output Representation

## Applications Information PCLKIN Latch Edge

The parallel data input of the MAX9223 serializer is latched on the rising edge of PCLKIN. Figure 3 shows the serializer input timing.

#### **PCLKOUT Strobe**

The serial-data output of the MAX9224 deserializer is valid on the rising edge of PCLKOUT. Figure 4 shows the deserializer output timing.

#### **Power-Down and Power-Off**

Driving  $\overline{PWRDN}$  low puts the MAX9223 in power-down mode and sends a pulse to power down the MAX9224. In power-down mode, the DLL is stopped, SDO+/SDO- are high impedance to ground and differential, and the LCDS link is weakly biased around VDD - 0.8V. With  $\overline{PWRDN}$  and all inputs low, the combined MAX9223/MAX9224 supply current is reduced to 3.5µA or less.

Driving PWRDN high starts DLL lock to PCLKIN and initiates a MAX9224 power-up sequence. The MAX9223

LCDS output is not driven until the DLL locks. 4096 clock cycles are required for the power-up and link synchronization, before valid DIN can be latched. See Figure 6 for an overall power-up and power-down timing diagram. For normal operation, PCLKIN must be running and settled before driving PWRDN high.

If  $V_{DD} = 0$ , the LCDS outputs are high impedance to ground and differential.

#### **Ground-Shift Tolerance**

The MAX9223/MAX9224 are designed to function normally in the event of a slight shift in ground potential. However, the MAX9224 deserializer ground must be within  $\pm 0.2V$  relative to the MAX9223 serializer ground to maintain proper operation.

#### MAX9224 Output Buffer Supply (VDDO)

The MAX9224 parallel outputs are powered from V<sub>DDO</sub>, which accepts a +1.71V to +3.465V supply, allowing direct interface to inputs with 1.8V to 3.3V logic levels.




Figure 6. MAX9223/MAX9224 Power-Up/Power-Down Sequence

## Flex Cable, PC Board Interconnect, and Connectors

Interconnect for LCDS typically has a differential impedance of  $110\Omega$ . Use interconnect and connectors that have matched differential impedance to minimize impedance discontinuities.

#### **Board Layout and Supply Bypassing**

Separate the logic and LCDS signals to prevent crosstalk. A PC board or flex with separate layers for power, ground, and signals is recommended.

Bypass each V<sub>DD</sub> and V<sub>DDO</sub> pin with high-frequency, surface-mount ceramic 0.1µF and 0.01µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.

#### **ESD Protection**

The MAX9223/MAX9224 LCDS inputs and outputs (SDO+/SDO-, SDI+/SDI-) are rated for  $\pm 15$ kV ESD protection using the Human Body Model. The Human Body Model discharge components are Cs = 100pF and RD = 1.5k $\Omega$  (Figure 7).





Figure 7. Human Body Model ESD Test Circuit

\_\_\_\_\_Chip Information


PROCESS: CMOS

#### **Pin Configurations**



#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



				CDMI	ИDN	DIME	IIZN	SNE								Ш	E	XPOS	EΒ	PAD	VAR	ITAI	ONS	
PKG	1	2L 4×	4	16	L 4x	4	20	L 4×	4	24	4L 4×	(4	28	BL 4×	<b>&lt;</b> 4	11	DVC.		135			E5		DOVN BONDS
REF.	MIN.	NDM.	MAX.	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	MIN.	NON.	мах.	MIN.	NDM.	MAX.	1 1	PKG. CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	ALLOVE
A	0.70	0.75	0.80	0.70	0.75	0.90	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	] ]	T1244-3	1.95	2.10	2.25	1.95	210	2.25	YES
A1	0.0	0.02	0.05	0.0	20.0		0.0	20.0	0.05	0.0	0.02	0.05	0.0	0.02		ı	T1244-4	1.95	2.10	2.25	1.95	210	2.25	ND
A2	_	0.20 RE		_	20 RE		_	20 RE	-	_	20 RE	_	_	20 RE	F	ll	T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
b		0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25	l	T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	NO
D	3,90	4,00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	l	T2044-2	1.95	2.10	2.25	1.95	210	2.25	YES
E	3.90	4.00 0.80 BS	4.10	3.90	4.00 65 BS	4.10	3.90	4.00 50 BS	4.10	3.90	4.00 1.50 BS	4.10	3.90	4.00 3.40 BS	4.10	ł	T2044-3 T2444-2	1.95	2.10	2.25	1.95	510	2.25	ND
e k	0.25	1	st. _	0.25	- E2	-	0.25	- BS	-	0.25	120 82	L.   _	0.25	40 85		ł	T2444-2	2.45	2.10	2.63	2.45	5.60	2.63	YES
L	0.45	+	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.20	0.40	0.50	0.30	0.40	0.50	ł	T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	ND
N	0.40	12	0.00	0.40	16	0.00	0.40	20	0.00		24	1 0.00	0.00	28	0.00	1 1	T2844-1	2.50	2.60	_	2.50	2.60	2.70	NO
ND	+	3			4			5			6			7		1 '	12011	2.00	2.00		2.00		1 2.70	
NE		3			4			5			6			7		1								
Jedec Var.	1	VGGB			WGGC		١	/GGD-1			WGGD-	-2		WGGE		1								
2.	DIMENS ALL DI	SIONING MENSIO	NS ARE	IN M	LUMET	ERS. AN										•								
1. 2. 3.	DIMENS ALL DI N IS T THE TE JESD S	MENSIO THE TOT ERMINAL 95-1 S	NS ARE	IN MI MBER ( ENTIFIE 2. DETA	LUMETI OF TER OR AND ILS OF	ERS. AN MINALS. TERMIN TERMIN	IGLES	are in	DEGRI	MENTK	IONAL,	BUT M	UST BE	LOCAT	TED WITH	HIN	ı							
1. 2. 3. 4.	DIMENS ALL DI N IS 1 THE TH JESD S THE ZO DIMENS	MENSIO THE TOT ERMINAL 95—1 S ONE INI SION 6	NS ARE TAL NUT PP-012 DICATED APPLIE	IN MI MBER ( ENTIFIE DETA L THE	LUMETI OF TER R AND ILS OF TERMIN	ERS. AMMINALS. TERMIN TERMIN TERMIN MAL #1	igles Val ni Ial #1 Identi	are in Imberii Identi Fier in	DEGRI NG COM FIER AF AY BE	MENTK BE OPT EITHER	IONAL,	BUT M	WARK	ED FEA			ı							
1. 2. 3. 4. 5.	DIMENS ALL DI N IS 1 THE TI JESD S THE ZI DIMENS FROM	MENSIO THE TOT ERMINAL 95-1 S ONE INI SION 6 TERMIN	NS ARE TAL NUM PP-012 DICATED APPLIE AL TIP, REFER	IN MI MENTIFIE DETA L THE S TO I	LUMETI OF TER R AND ILS OF TERMIN METALLI NUMB	ERS. AMMINALS. TERMIN TERMIN TERMIN VAL #1 ZED TE	igles NAL NI IAL #1 IDENTI RMINAI	ARE IN  MBERII  IDENTI  FIER M  AND  WALS O	DEGRI NG COM FIER AF AY BIE IS MEA	MENTK RE OPT EITHER SURED	ONAL, RAMO BETWI	BUT M OLD OR EEN O.:	WARKI 25 mm	E LOCAT ED FEA AND	TURE.		ı							
1. 2. 3. 4. 5.	DIMENS ALL DI N IS 1 THE TI JESD S THE ZI DIMENS FROM ND AN	MENSIO THE TOT ERMINAL 95-1 S ONE INI SION b TERMIN ID NE F	NS ARE TAL NUI PP-012 DICATED APPLIE AL TIP. REFER N IS PO	IN MI MBER ( ENTIFIE 2. DETA 1. THE S TO 1 TO THE DSSIBLE	LUMETI OF TER R AND ILS OF TERMIN METALLI NUMB	ERS. AMMINALS. TERMIN TERMIN TERMIN JAL #1 ZED TE JER OF SYMME	igles  Val NI IAL #1 IDENTI RMINAI TERMII	are in Mberti Identi Fier M . And Wals () Fashk	DEGRI NG CON FIER AF AY BIE IS MEA IN EACI IN.	MENTK WE OPT EITHER SURED	IONAL, RAMO BETWI	BUT M OLD OR EEN O.:	UST BE MARKI 25 mm	E LOCAT ED FEA AND IVELY.	TURE.		ı							
1. 2. 3. 4. 5. 6. 7. 6.	DIMENS ALL DI N IS 1 THE TS JESD S THE Z  DIMENS FROM ND AN DEPOP	MENSIO THE TOT ERMINAL 95-1 S ONE INI SION b TERMIN ID NE F FULATION NARITY	NS ARE TAL NUI  #1 ID PP-012 DICATED APPLIE AL TIP. REFER  N IS PO APPLIE	IN MI MBER ( ENTIFIE DETA L THE S TO I TO THE DSSIBLE S TO I	LUMETI OF TER R AND ILS OF TERMIN METALU : NUMB : IN A	ERS. AMMINALS.  TERMIN	IGLES  VAL NI IAL #1 IDENTI RMINAI TERMII TRICAL HEAT	ARE IN IMBERII IDENTI FIER M . AND WALS OF FASHIK SINK S	DEGRI NG CON FIER AF AY BIE IS MEA IN EACI IN.	MENTK ME OPT EITHER SURED H D AI	NONAL, RAMO BETWI NDES	BUT M OLD OR EEN O.: SIDE RE	UST BE MARKI 25 mm ESPECTI MINALS	E LOCAT ED FEA I AND IVELY.	TURE.		ı							
1. 2. 3. 4. 5. 7. 4. 9.	DIMENS ALL DI N IS 1 THE TI JESD 9 THE ZI DIMENS FROM ND AN DEPOP COPLA	MENSIO THE TOT ERMINAL 95-1 S ONE INI SION B TERMIN ID NE F PULATION NARITY NG CON	NS ARE  TAL NUI  #1 ID  PP-012  DICATED  APPLIE  AL TIP.  REFER  I IS PO  APPLIE  IFORMS	IN MI MBER ( ENTIFIE DETA L THE S TO 1 TO THE DSSIBLE S TO 1 TO JE	LUMETI OF TER R AND ILS OF TERMIN METALU : NUMB : IN A THE EX DEC M	ERS. AMMINALS. TERMIN TERMIN ML #1 ZED TE ER OF SYMME POSED 0220,	IGLES  VAL NIL  IAL #1  IDENTI  RMINAI  TERMII  TRICAL  HEAT  EXCEP	ARE IN IMBERII IDENTI FIER M AND VALS OF FASHK SINK S	DEGRI NG CON FIER AF AY BIE IS MEA IN EACI IN. LUG AS T2444-	MENTK ME OPT EITHER SURED H D AI	NONAL, RAMO BETWI NDES	BUT M OLD OR EEN O.: SIDE RE	UST BE MARKI 25 mm ESPECTI MINALS	E LOCAT ED FEA I AND IVELY.	TURE.		ı							
1. 2. 3. 4. 5. 7. 4. 9.	DIMENS ALL DI N IS 1 THE TS JESD 9 THE ZO DIMENS FROM ND AN DEPOP COPLA DRAWI	MENSIO THE TOT ERMINAL 95-1 S ONE INI SION B TERMIN ID NE F ULATION NARITY NG CON G IS FO	NS ARE  TAL NUI  #1 ID  PP-013  DICATED  APPLIE  AL TIP.  REFER  I IS PO  APPLIE  IFORMS  OR PAC	EIN MI MESER ( ENTIFIE DETA L THE S TO I TO THE DSSIBLE S TO I TO JE KAGE (	LUMETI OF TER R AND ILS OF TERMIN METALLI IN NUMB IN A THE EX DEC M ORIENTA	ERS. AMMINALS. TERMIN T	IGLES  VAL NIL IAL #1 IDENTI RMINAL TERMII TRICAL HEAT EXCEP	ARE IN IMBERII IDENTI FIER M AND VALS OF FASHK SINK S	DEGRI NG CON FIER AF AY BIE IS MEA IN EACI IN. LUG AS T2444-	MENTK ME OPT EITHER SURED H D AI	NONAL, RAMO BETWI NDES	BUT M OLD OR EEN O.: SIDE RE	UST BE MARKI 25 mm ESPECTI MINALS	E LOCAT ED FEA I AND IVELY.	TURE.									
1. 2. 3. 4. 5. 6. 7. 6. 9.	DIMENS ALL DI N IS 1 THE TI JESD 9 THE ZI DIMENS FROM ND AN DEPOP COPLA DRAWII MARKING	MENSIO THE TOT ERMINAL 959—1 S ONE INI SION b TERMIN ID NE F FULATION NARITY NG CON G IS FO LARITY S	NS ARE  (AL NUI  #1 ID  PP-012  DICATED  APPLIE  AL TIP.  REFER  N IS PO  APPLIE  IFORMS  OR PAC  SHALL I	EIN MI MISER ( ENTIFIE 2. DETA L. THE S. TO 1 TO THE SSSIBLE S. TO 1 TO JE KAGE ( NOT EX	LUMETI OF TER R AND ILS OF TERMIN METALLI : NUMB : IN A THE EX DEC M DRIENTA CCEED (	ERS. AMMINALS. TERMINITERMINIAL #1 ZED TE ER OF SYMME POSED 0220, TION R 0.08mm	IGLES  VAL NIL IAL #1 IDENTI RMINAL TERMII TRICAL HEAT EXCEP	ARE IN IMBERII IDENTI FIER M AND VALS OF FASHK SINK S	DEGRI NG CON FIER AF AY BIE IS MEA IN EACI IN. LUG AS T2444-	MENTK ME OPT EITHER SURED H D AI	NONAL, RAMO BETWI NDES	BUT M OLD OR EEN O.: SIDE RE	UST BE MARKI 25 mm ESPECTI MINALS	E LOCAT ED FEA I AND IVELY.	TURE.									
1. 2. 3. 4. 5. 6. 7. 6. 11. 0	DIMENS ALL DI N IS T THE TS JESSO S THE Z DIMENS FROM ND AN DEPOP COPLA DRAWI MARKING COPLAN WARPAG LEAD C	MENSION THE TOT THE TO	NS ARE  TAL NUT  PP-012  DICATED  APPLIE  APPLIE  APPLIE  TO APPLIE  FORMS  OR PAC  SHALL NOT  INES TO	EIN MI MEDER ( ENTIFIE 2. DETA L. THE S TO I TO THE DSSIBLE S TO I TO JE KAGE ( NOT EX EXCEE ) BE A	LUMETION TERMINAMETALLI NUMBER IN A CEED ( NO 0.1 TRUE	ERS. AMMINALS. TERMIN T	IGLES  VAL NIL IAL #1 IDENTI RMINAI  TERMII TRICAL HEAT EXCEP EFEREI	MBERIII MBERIII MBERIII FIER M AND FASHK SINK S FOR MCE ON	DEGRING CONFIER AF BE IS MEAN BE IS MEAN BACION. LUG AS T2444-ILY.	MENTIK BE OPT EITHER SURED H D AI G WELL -3, T2	NONAL, R A MO BETWI ND E S . AS TI	BUT M DLD OR EEN O.: SIDE RE HE TER AND 1	UST BE MARKI 25 mm ESPECTI MINALS 12844-	E LOCAT ED FEA I AND IVELY.	TURE.			DA	ONDUC	AS A			×	1/1
1. 2. 3. 4. 5. 6. 7. 6. 11. 0	DIMENS ALL DI N IS T THE TS JESSO S THE Z DIMENS FROM ND AN DEPOP COPLA DRAWI MARKING COPLAN WARPAG LEAD C	MENSIO THE TOT ERMINAL 955-1 S 95-1 S 90NE INI SION B TERMIN ID NE F PULATION NARITY NG CON G IS FO LARITY S E SHAL	NS ARE  TAL NUT  PP-012  DICATED  APPLIE  APPLIE  APPLIE  TO APPLIE  FORMS  OR PAC  SHALL NOT  INES TO	EIN MI MEDER ( ENTIFIE 2. DETA L. THE S TO I TO THE DSSIBLE S TO I TO JE KAGE ( NOT EX EXCEE ) BE A	LUMETION TERMINAMETALLI NUMBER IN A CEED ( NO 0.1 TRUE	ERS. AMMINALS. TERMIN T	IGLES  VAL NIL IAL #1 IDENTI RMINAI  TERMII TRICAL HEAT EXCEP EFEREI	MBERIII MBERIII MBERIII FIER M AND FASHK SINK S FOR MCE ON	DEGRING CONFIER AF BE IS MEAN BE IS MEAN BACION. LUG AS T2444-ILY.	MENTIK BE OPT EITHER SURED H D AI G WELL -3, T2	NONAL, R A MO BETWI ND E S . AS TI	BUT M DLD OR EEN O.: SIDE RE HE TER AND 1	UST BE MARKI 25 mm ESPECTI MINALS 12844-	E LOCAT ED FEA I AND IVELY.	TURE.			LE PAC	KAGE	OUTLI				I/I
1. 2. 3. A. S. M.	DIMENS ALL DI N IS 1 THE TH JESD 9 TO DIMENS FROM ND AN DEPOP COPLA DRAWH MARKIN COPLAN WARPAG LEAD C NUMBER	MENSION THE TOT THE TO	NS ARE  AL NUI  PP-012  DICATED  APPLIE  AL TIP,  REFER  N IS PC  APPLIE  IFORMS  OR PAC  SHALL NOT  INES TO  EADS S	I IN MI MBER ( ENTIFIE L. DETA L. THE S TO I TO THE SSIBLE KAGE ( NOT EX EXCEE BE A HOWN	LUMETION TERMINAMETALLI NUMBER IN A CEED ( NO 0.1 TRUE	ERS. AMMINALS. TERMIN T	IGLES  VAL NIL IAL #1 IDENTI RMINAI  TERMII TRICAL HEAT EXCEP EFEREI	MBERIII MBERIII MBERIII FIER M AND FASHK SINK S FOR MCE ON	DEGRING CONFIER AF BE IS MEAN BE IS MEAN BACION. LUG AS T2444-ILY.	MENTIK BE OPT EITHER SURED H D AI G WELL -3, T2	NONAL, R A MO BETWI ND E S . AS TI	BUT M DLD OR EEN O.: SIDE RE HE TER AND 1	UST BE MARKI 25 mm ESPECTI MINALS 12844-	E LOCAT ED FEA I AND IVELY.	TURE.		#	LE PAC	KAGE	OUTLI 24, 281	NE,	QFN, 4		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.